Deyuan Guo:修订间差异

来自清华大学高性能处理器实验室
跳到导航跳到搜索
(以内容“This is my homepage.”创建新页面)
 
无编辑摘要
第1行: 第1行:
This is my homepage.
__NOTOC__
 
== Personal Introductions ==
* 07/2010 - Present: Engineer at DSP laboratory, Institute of Microelectronics, Tsinghua University.
* 09/2007 - 07/2010: Master candidate at DSP laboratory, Institute of Microelectronics, Tsinghua University.
 
 
Deyuan Guo is studying and working under the guidance of Prof. Hu He in the DSP Laboratory.
 
 
During these years, he did a lot of researches on system software, such as Open64 compiler, gem5 simulator, binutils, gdb, newlib, MPI, operation system, etc., which are essential to the VLIW processors. He retargeted and ported the software toolchain to several different processors and did many optimizations in them. Also he integrated the software tools together and did a number of integration testing, contributing significantly to the maturation of the processors.
 
 
Besides, he did work on the hardware design of VLIW processors, e.g. the processor architecture optimization, the ISA optimization, the OS supporting, etc., and applied for some hardware patents.
 
 
== Education ==
* M.E. Integrated Circuit Engineering, Tsinghua University, 2010.
* B.E. Aerocraft Design & Engineering, Beijing Institute of Technology, 2006.
 
 
== Research Interests ==
* Computer Architecture
* Compiler, Simulator, and other system softwares
* Operating System
* Parallel Computing
 
 
== Publications and Patents ==
# Deyuan Guo, Hu He. “VLIW DSPs, MIPS Supporting, and Eclipse Integration,” The First Annual gem5 User Workshop, 2012.
# Deyuan Guo, Xu Yang, Hu He. "Porting MIPCH2 to VxWorks System Based on Socket with RTP Support," The 4th International Conference on Computer Science and Information Technology, 2011.
# Xu Yang, Zhizhong Tang, Deyuan Guo, Hu He. "Backtracking Optimized DDG Directed Scheduling Algorithm for Clustered VLIW Architectures," International Conference on Future Computer Sciences and Application, 2011.
# Wenxuan Yin, Xiang Gao, Xiaojing Zhu, Deyuan Guo. "An Efficient Shared Memory Based Virtual Communication System for Embedded SMP Cluster," The 6th IEEE International Conference on Networking, Architecture, and Storage, 2011.
# Xu Yang, Deyuan Guo, Hu He, Zhizhong Tang. "Scheduling Technology Research for Clustered VLIW Architecture," The 3rd International Conference on Computer and Electrical Engineering, 2010, p326-330.
# Daoling Zhang, Wu Bai, Deyuan Guo, Xu Yang, Hu He. "A Very Long Instruction Word Processor," The 4th International Conference on Computer Science and Information Technology, 2011.
# Wu Bai, Daoling Zhang, Deyuan Guo, Xu Yang, Hu He. "A M5 Based Cycle-Approximate Simulator for the VLIW Architecture Processors," The 4th International Conference on Computer Science and Information Technology, 2011.
# Deyuan Guo, Xu Yang, Hu He. "An MPI Implementation for Embeded Real Time Operation System," Journal of Microelectronics & Computer, 2011, 28(3). (Chinese).
# Wenxuan Yin, Xiang Gao, Xiaojing Zhu, Deyuan Guo. “Shared Memory Based Embedded Cluster Model with High Scalability,” Journal of Computer Research and Development, 2012, 49(z1). (Chinese).
# Dalin Zhu, Deyuan Guo, Hu He. “A Rapid Implementation Method of a Cycle Precise Simulator for VLIW DSP,” Journal of Conputer Engineering and Design, 2012. (Chinese).
# Minchao Chen, Xiaotian Li, Deyuan Guo, Hu He. “Design of a Simulator for HR-1 DSP,” Journal of Computer Applications and Software, 2012. (Chinese).
# Hu He, Daoling Zhang, Xu Yang, Deyuan Guo. Patent Pending, “A Processor Structure for Storing the Execution Results of Instructions,” State Intellectual Property Office of P.R.C. 201110001881.5.
# Deyuan Guo, Hu He. Patent Pending, “An Implementation Method of Variable Length VLIW Instructions in a Processor,” State Intellectual Property Office of P.R.C. 201210076708.6.
# Deyuan Guo, Xu Yang, Hu He. Patent Pending, “A Processor Architecture of Combining the In Order and the VLIW Instruction Execution Method,” State Intellectual Property Office of P.R.C. 201210279663.2.
 
 
== Contacts ==
Address: Room 109, District 9, East Main Building, Institute of Microelectronics, Tsinghua University, Beijing 100084, P.R.China
 
Email: [mailto:guodeyuan@tsinghua.edu.cn guodeyuan@tsinghua.edu.cn]

2012年12月2日 (日) 16:23的版本


Personal Introductions

  • 07/2010 - Present: Engineer at DSP laboratory, Institute of Microelectronics, Tsinghua University.
  • 09/2007 - 07/2010: Master candidate at DSP laboratory, Institute of Microelectronics, Tsinghua University.


Deyuan Guo is studying and working under the guidance of Prof. Hu He in the DSP Laboratory.


During these years, he did a lot of researches on system software, such as Open64 compiler, gem5 simulator, binutils, gdb, newlib, MPI, operation system, etc., which are essential to the VLIW processors. He retargeted and ported the software toolchain to several different processors and did many optimizations in them. Also he integrated the software tools together and did a number of integration testing, contributing significantly to the maturation of the processors.


Besides, he did work on the hardware design of VLIW processors, e.g. the processor architecture optimization, the ISA optimization, the OS supporting, etc., and applied for some hardware patents.


Education

  • M.E. Integrated Circuit Engineering, Tsinghua University, 2010.
  • B.E. Aerocraft Design & Engineering, Beijing Institute of Technology, 2006.


Research Interests

  • Computer Architecture
  • Compiler, Simulator, and other system softwares
  • Operating System
  • Parallel Computing


Publications and Patents

  1. Deyuan Guo, Hu He. “VLIW DSPs, MIPS Supporting, and Eclipse Integration,” The First Annual gem5 User Workshop, 2012.
  2. Deyuan Guo, Xu Yang, Hu He. "Porting MIPCH2 to VxWorks System Based on Socket with RTP Support," The 4th International Conference on Computer Science and Information Technology, 2011.
  3. Xu Yang, Zhizhong Tang, Deyuan Guo, Hu He. "Backtracking Optimized DDG Directed Scheduling Algorithm for Clustered VLIW Architectures," International Conference on Future Computer Sciences and Application, 2011.
  4. Wenxuan Yin, Xiang Gao, Xiaojing Zhu, Deyuan Guo. "An Efficient Shared Memory Based Virtual Communication System for Embedded SMP Cluster," The 6th IEEE International Conference on Networking, Architecture, and Storage, 2011.
  5. Xu Yang, Deyuan Guo, Hu He, Zhizhong Tang. "Scheduling Technology Research for Clustered VLIW Architecture," The 3rd International Conference on Computer and Electrical Engineering, 2010, p326-330.
  6. Daoling Zhang, Wu Bai, Deyuan Guo, Xu Yang, Hu He. "A Very Long Instruction Word Processor," The 4th International Conference on Computer Science and Information Technology, 2011.
  7. Wu Bai, Daoling Zhang, Deyuan Guo, Xu Yang, Hu He. "A M5 Based Cycle-Approximate Simulator for the VLIW Architecture Processors," The 4th International Conference on Computer Science and Information Technology, 2011.
  8. Deyuan Guo, Xu Yang, Hu He. "An MPI Implementation for Embeded Real Time Operation System," Journal of Microelectronics & Computer, 2011, 28(3). (Chinese).
  9. Wenxuan Yin, Xiang Gao, Xiaojing Zhu, Deyuan Guo. “Shared Memory Based Embedded Cluster Model with High Scalability,” Journal of Computer Research and Development, 2012, 49(z1). (Chinese).
  10. Dalin Zhu, Deyuan Guo, Hu He. “A Rapid Implementation Method of a Cycle Precise Simulator for VLIW DSP,” Journal of Conputer Engineering and Design, 2012. (Chinese).
  11. Minchao Chen, Xiaotian Li, Deyuan Guo, Hu He. “Design of a Simulator for HR-1 DSP,” Journal of Computer Applications and Software, 2012. (Chinese).
  12. Hu He, Daoling Zhang, Xu Yang, Deyuan Guo. Patent Pending, “A Processor Structure for Storing the Execution Results of Instructions,” State Intellectual Property Office of P.R.C. 201110001881.5.
  13. Deyuan Guo, Hu He. Patent Pending, “An Implementation Method of Variable Length VLIW Instructions in a Processor,” State Intellectual Property Office of P.R.C. 201210076708.6.
  14. Deyuan Guo, Xu Yang, Hu He. Patent Pending, “A Processor Architecture of Combining the In Order and the VLIW Instruction Execution Method,” State Intellectual Property Office of P.R.C. 201210279663.2.


Contacts

Address: Room 109, District 9, East Main Building, Institute of Microelectronics, Tsinghua University, Beijing 100084, P.R.China

Email: guodeyuan@tsinghua.edu.cn