Yuan Liu:修订间差异

来自清华大学高性能处理器实验室
跳到导航跳到搜索
无编辑摘要
(保护“Yuan Liu”([编辑=仅允许管理员](无限期)[移动=仅允许管理员](无限期)))
 
(未显示同一用户的8个中间版本)
第1行: 第1行:
__NOTOC__
__NOTOC__
[[File:P1010664.JPG|200px|thumb|right|Yuan Liu]]
[[File:DSC08913.jpg|200px|thumb|right|Yuan Liu]]
== Biography ==
== Biography ==
In Sep 2007, I became a member of Tsinghua University DSP Laboratory under direction of Dr. He. I participated in the project of configurable VLIW DSP and another project of a VLIW GPDSP during the three years from 2007.09 to 2010.07. Subsequently, in August 2010, I was recruited by Vimicro Corporation, which is a tier one IC chip design house in China, and is the first one that successfully went public in NASDAQ among all Chinese IC companies. During the period of 2010.08 to 2012.05, I have taken part in the project of Real-time High-definition Multimedia Surveillance System, and my responsibility was to independently design an encrypt DSP processor.
In Sep. 2007, I became a member of Tsinghua University DSP Laboratory under direction of Dr. He. I participated in the project of configurable VLIW DSP and another project of a VLIW GPDSP during the three years from 2007.09 to 2010.07. Subsequently, in August 2010, I was recruited by Vimicro Corporation, which is a tier one IC chip design house in China, and is the first one that successfully went public in NASDAQ among all Chinese IC companies. During the period of 2010.08 to 2012.05, I have taken part in the project of Real-time High-definition Multimedia Surveillance System, and my responsibility was to independently design an encrypt DSP processor.




From 2012.07 to now, I am working in the DSP Lab in Tsinghua as an assistant engineer. My main work currently is to lead a group of seven engineers to explore the interconnect architecture of a radar computer system, which is a co-project with CETC.
From 2012.07 to now, I am working in the DSP Lab in Tsinghua as an assistant engineer. My main work currently is to lead a group of seven engineers to explore the interconnect architecture of a radar computer system, which is a co-project with China Electronics Technology Group Corporation.
 


== Education ==
== Education ==
* M.S. Institute of Microelectronics, Tsinghua University, 2010  
* M.S. Institute of Microelectronics, Tsinghua University, 2010  
* B.S. School of Life Science and Technology, Xi’an Jiaotong University, 2007
* B.S. School of Life Science and Technology, Xi’an Jiaotong University, 2007


== Research Interests ==
== Research Interests ==
第15行: 第19行:
* Electronic System Level modeling and simulation of Computer System
* Electronic System Level modeling and simulation of Computer System
* Multi-core SoC
* Multi-core SoC


== Publications ==
== Publications ==
# Yuan Liu, Hu He, Teng Xu, "Architecture design of variable lengths instructions expansion for VLIW," ASIC, 2009. ASICON '09. IEEE 8th International Conference on, 20-23 Oct. 2009 Page(s):29 – 32
# Yuan Liu, Hu He, Teng Xu. "Architecture design of variable lengths instructions expansion for VLIW," ASIC, 2009. ASICON '09. IEEE 8th International Conference on ASIC, 20-23 Oct. 2009 Page(s):29 – 32
# Yuan Liu, Deyuan Guo, Junping Ma, Qun Yang, Hu He, “Security Mechanisms for Real-time High-definition Multimedia Surveillance System,plan to be published.
# Chen Chen, Hu He, Yuan Liu. "A design of level interface for CMP based Cache system," ASIC, 2009. ASICON '09. IEEE 8th International Conference on ASIC, 20-23 Oct. 2009 Page(s):839 - 842
# He Hu, Liu Yuan, Patent, “Methodology of Finish Multipliers, Adders and Shifters in Microprocessors”, SIPO ZL200910090204.8.
# Yuan Liu, Deyuan Guo, Junping Ma, Qun Yang, Hu He. "Security Mechanisms for Real-time High-definition Multimedia Surveillance System," plan to be published.
# He Hu, Liu Yuan. Patent, "Methodology of Finish Multipliers, Adders and Shifters in Microprocessors," State Intellectual Property Office of P.R.C. ZL200910090204.8.
# Hu He, Yuan Liu, Daoling Zhang. Patent Pending, "Methodology of One Type of Processor Microarchitecuture," State Intellectual Property Office of P.R.C. 201010033646.1.
 


== Contacts ==
== Contacts ==
Address: Dongzhulou 9 District, Tsinghua University, Haidian District, Beijing, P.R. China
Address: Dongzhulou 9 District, Tsinghua University, Haidian District, Beijing, P.R. China


Postal code: 100084
Postal Code: 100084


Email: liuyuan07@tsinghua.org.cn
Email: [mailto:liuyuan1800@hotmail.com liuyuan1800@hotmail.com]

2013年5月29日 (三) 05:24的最新版本

Yuan Liu
Yuan Liu

Biography

In Sep. 2007, I became a member of Tsinghua University DSP Laboratory under direction of Dr. He. I participated in the project of configurable VLIW DSP and another project of a VLIW GPDSP during the three years from 2007.09 to 2010.07. Subsequently, in August 2010, I was recruited by Vimicro Corporation, which is a tier one IC chip design house in China, and is the first one that successfully went public in NASDAQ among all Chinese IC companies. During the period of 2010.08 to 2012.05, I have taken part in the project of Real-time High-definition Multimedia Surveillance System, and my responsibility was to independently design an encrypt DSP processor.


From 2012.07 to now, I am working in the DSP Lab in Tsinghua as an assistant engineer. My main work currently is to lead a group of seven engineers to explore the interconnect architecture of a radar computer system, which is a co-project with China Electronics Technology Group Corporation.


Education

  • M.S. Institute of Microelectronics, Tsinghua University, 2010
  • B.S. School of Life Science and Technology, Xi’an Jiaotong University, 2007


Research Interests

  • Computer Architecture
  • Dedicated processors
  • Electronic System Level modeling and simulation of Computer System
  • Multi-core SoC


Publications

  1. Yuan Liu, Hu He, Teng Xu. "Architecture design of variable lengths instructions expansion for VLIW," ASIC, 2009. ASICON '09. IEEE 8th International Conference on ASIC, 20-23 Oct. 2009 Page(s):29 – 32
  2. Chen Chen, Hu He, Yuan Liu. "A design of level interface for CMP based Cache system," ASIC, 2009. ASICON '09. IEEE 8th International Conference on ASIC, 20-23 Oct. 2009 Page(s):839 - 842
  3. Yuan Liu, Deyuan Guo, Junping Ma, Qun Yang, Hu He. "Security Mechanisms for Real-time High-definition Multimedia Surveillance System," plan to be published.
  4. He Hu, Liu Yuan. Patent, "Methodology of Finish Multipliers, Adders and Shifters in Microprocessors," State Intellectual Property Office of P.R.C. ZL200910090204.8.
  5. Hu He, Yuan Liu, Daoling Zhang. Patent Pending, "Methodology of One Type of Processor Microarchitecuture," State Intellectual Property Office of P.R.C. 201010033646.1.


Contacts

Address: Dongzhulou 9 District, Tsinghua University, Haidian District, Beijing, P.R. China

Postal Code: 100084

Email: liuyuan1800@hotmail.com